

Application for United States Letters Patent
for
**METHOD AND APPARATUS FOR DETERMINING GRID
DIMENSIONS USING SCATTEROMETRY**

by

Richard J. Markle

Kevin R. Lensing

J. Broc Stirton

and


Marilyn I. Wright

EXPRESS MAIL MAILING LABEL

NUMBER EL798364219US

DATE OF DEPOSIT 2 July, 2001

I hereby certify that this paper or fee is being deposited with the United States Postal Service "EXPRESS MAIL POST OFFICE TO ADDRESSEE" service under 37 C.F.R. 1.10 on the date indicated above and is addressed to: Assistant Commissioner for Patents, Washington D.C. 20231.



Signature

2000-089400-0000

METHOD AND APPARATUS FOR DETERMINING GRID DIMENSIONS USING SCATTEROMETRY

BACKGROUND OF THE INVENTION

1. FIELD OF THE INVENTION

This invention relates generally to the field of semiconductor device manufacturing and, more particularly, to a method and apparatus for determining grid dimensions using scatterometry.

2. DESCRIPTION OF THE RELATED ART

There is a constant drive within the semiconductor industry to increase the quality, reliability and throughput of integrated circuit devices, *e.g.*, microprocessors, memory devices, and the like. This drive is fueled by consumer demands for higher quality computers and electronic devices that operate more reliably. These demands have resulted in a continual improvement in the manufacture of semiconductor devices, *e.g.*, transistors, as well as in the manufacture of integrated circuit devices incorporating such transistors. Additionally, reducing the defects in the manufacture of the components of a typical transistor also lowers the overall cost per transistor as well as the cost of integrated circuit devices incorporating such transistors.

The technologies underlying semiconductor processing tools have attracted increased attention over the last several years, resulting in substantial refinements. However, despite the advances made in this area, many of the processing tools that are currently commercially available suffer certain deficiencies. In particular, such tools often lack advanced process data monitoring capabilities, such as the ability to provide historical parametric data in a user-friendly format, as well as event logging, real-time graphical display of both current

processing parameters and the processing parameters of the entire run, and remote, *i.e.*, local site and worldwide, monitoring. These deficiencies can engender nonoptimal control of critical processing parameters, such as throughput, accuracy, stability and repeatability, processing temperatures, mechanical tool parameters, and the like. This variability manifests
5 itself as within-run disparities, run-to-run disparities and tool-to-tool disparities that can propagate into deviations in product quality and performance, whereas an ideal monitoring and diagnostics system for such tools would provide a means of monitoring this variability, as well as providing means for optimizing control of critical parameters.

Semiconductor devices are manufactured from wafers of a substrate material. Layers
10 of materials are added, removed, and/or treated during fabrication to create the electrical circuits that make up the device. The fabrication essentially comprises four basic operations. Although there are only four basic operations, they can be combined in hundreds of different ways, depending upon the particular fabrication process.

The four operations typically used in the manufacture of semiconductor devices are:

- layering, or adding thin layers of various materials to a wafer from which a semiconductor device is produced;
- patterning, or removing selected portions of added layers;
- doping, or placing specific amounts of dopants in the wafer surface through openings in the added layers; and
- heat treatment, or heating and cooling the materials to produce desired effects in
20 the processed wafer.

Among the important aspects in semiconductor device manufacturing are rapid thermal annealing (RTA) control, chemical-mechanical polishing (CMP) control, etch control, and photolithography control. As technology advances facilitate smaller critical dimensions for semiconductor devices, the need for reduction of errors increases dramatically. Proper formation of sub-sections within a semiconductor device is an important factor in ensuring proper performance of the manufactured semiconductor device. Critical dimensions of the sub-sections generally have to be within a predetermined acceptable margin of error for semiconductor devices to be within acceptable manufacturing quality.

Generally, most features on a semiconductor device are formed by depositing layers of material (*e.g.*, conductive or insulative) and patterning the process layers using photolithography and etch processes. The various process layers used for forming the features have many specialized functions. Certain layers are used to form conductive features, others are used to form insulating features, and still others are intermediate layers used to enhance the functionality of the processing steps used to pattern and form the functional layers.

There are many variables that affect the accuracy and repeatability of the photolithography and etch processes used to form features from the process layers. Typical metrology data collection for measuring the efficacy of the photolithography and etch processes do not provide data that is sufficiently accurate and timely to facilitate run-to-run control of such processes. Certain techniques, such as scanning electron microscope (SEM) analysis, may be used to generate two-dimensional data, such as a critical width dimension, but they cannot be used to characterize the entire feature. For example, to generate a sidewall angle measurement, an important measure of quality, a destructive cross-section SEM

analysis is required. Destructive tests are expensive, as they require destruction of the wafer, and thus, it is impractical to perform such tests at a frequency that would allow run-to-run control.

The present invention is directed to overcoming, or at least reducing the effects of,
5 one or more of the problems set forth above.

SUMMARY OF THE INVENTION

One aspect of the present invention is seen in a test structure including a first plurality of lines and a second plurality of lines intersecting the first plurality of lines. The first and second pluralities of lines defining a grid having openings.

10 Another aspect of the present invention is seen in a method for determining grid dimensions. The method includes providing a wafer having a test structure comprising a plurality of intersecting lines that define a grid having openings; illuminating at least a portion of the grid with a light source; measuring light reflected from the illuminated portion of the grid to generate a reflection profile; and determining a dimension of the grid based on
15 the reflection profile.

Yet another aspect of the invention is seen in a metrology tool. The metrology tool is adapted to receive a wafer having a test structure comprising a plurality of intersecting lines that define a grid having openings. The metrology tool includes a light source, a detector, and a data processing unit. The light source is adapted to illuminate at least a portion of the
20 grid. The detector is adapted to measure light reflected from the illuminated portion of the grid to generate a reflection profile. The data processing unit is adapted to determine a dimension of the grid based on the reflection profile.

BRIEF DESCRIPTION OF THE DRAWINGS

The invention may be understood by reference to the following description taken in conjunction with the accompanying drawings, in which like reference numerals identify like elements, and in which:

5 Figure 1 is a simplified diagram of an illustrative processing line for processing wafers in accordance with one illustrative embodiment of the present invention;

Figure 2 is a cross section view of an exemplary test structure that may be used in the processing line of Figure 1;

Figure 3 is a simplified view of the scatterometry tool of Figure 1;

10 Figures 4A, 4B, and 4C illustrate a library of exemplary scatterometry curves used to characterize the wafer measured in the scatterometry tool of Figure 3; and

Figure 5 is a simplified flow diagram of a method for determining grid dimensions using scatterometry measurements in accordance with another illustrative embodiment of the present invention.

15 While the invention is susceptible to various modifications and alternative forms, specific embodiments thereof have been shown by way of example in the drawings and are herein described in detail. It should be understood, however, that the description herein of specific embodiments is not intended to limit the invention to the particular forms disclosed, but on the contrary, the intention is to cover all modifications, equivalents, and alternatives
20 falling within the spirit and scope of the invention as defined by the appended claims.

DETAILED DESCRIPTION OF SPECIFIC EMBODIMENTS

Illustrative embodiments of the invention are described below. In the interest of clarity, not all features of an actual implementation are described in this specification. It will of course be appreciated that in the development of any such actual embodiment, numerous
5 implementation-specific decisions must be made to achieve the developers' specific goals, such as compliance with system-related and business-related constraints, which will vary from one implementation to another. Moreover, it will be appreciated that such a development effort might be complex and time-consuming, but would nevertheless be a routine undertaking for those of ordinary skill in the art having the benefit of this disclosure.

10 Referring to Figure 1, a simplified diagram of an illustrative processing line 100 for processing wafers 110 in accordance with one illustrative embodiment of the present invention is provided. The processing line 100 includes a photolithography tool 115 for forming a pattern in a photoresist layer formed on the wafer 110 and an etch tool 120 for etching features of various process layers formed on the wafer 110 using the pattern defined
15 by the photolithography tool 115. The processing line 100 includes a scatterometry tool 130 adapted to measure dimensions of the features formed in either the photoresist layer or the etched process layer using a test structure 200 (shown in Figure 2) formed on the wafer 110.

In general, the scatterometry tool 130 includes optical hardware, such as an ellipsometer or reflectometer, and a data processing unit loaded with a scatterometry software
20 application for processing data collected by the optical hardware. For example, the optical hardware may include a model OP5140 or OP5240 with a spectroscopic ellipsometer offered by Therma-Wave, Inc. of Fremont CA. The data processing unit may comprise a profile application server manufactured by Timbre Technologies, a subsidiary of Tokyo Electron Limited, Inc. of Tokyo, Japan and distributed by Therma-Wave, Inc. The scatterometry tool

130 may be external or, alternatively, the scatterometry tool 130 may be installed in an *in-situ* arrangement.

A controller 140 is provided for providing feedback to the photolithography tool 115 and/or the etch tool 120 based on the measurements generated by the scatterometry tool 130.

5 The controller 140 adjusts the operating recipe of the controlled tool 115, 120 to improve the photolithography or etching process for subsequently processed wafers 110. The controller 140 may also use the measurements generated by the scatterometry tool 130 for fault detection. If the scatterometry tool 130 measures variation sufficient to significantly degrade the performance of the devices, the wafer may be scrapped or reworked prior to performing
10 any additional process steps.

In the illustrated embodiment, the controller 140 is a computer programmed with software to implement the functions described. However, as will be appreciated by those of ordinary skill in the art, a hardware controller designed to implement the particular functions may also be used. Moreover, the functions performed by the controller 140, as described
15 herein, may be performed by multiple controller devices distributed throughout a system. Additionally, the controller 140 may be a stand-alone controller, it may be integrated into a tool, such as the photolithography tool 115, etch tool 120, or the scatterometry tool 130, or it may be part of a system controlling operations in an integrated circuit manufacturing facility.

Portions of the invention and corresponding detailed description are presented in
20 terms of software, or algorithms and symbolic representations of operations on data bits within a computer memory. These descriptions and representations are the ones by which those of ordinary skill in the art effectively convey the substance of their work to others of ordinary skill in the art. An algorithm, as the term is used here, and as it is used generally, is conceived to be a self-consistent sequence of steps leading to a desired result. The steps are

those requiring physical manipulations of physical quantities. Usually, though not necessarily, these quantities take the form of optical, electrical, or magnetic signals capable of being stored, transferred, combined, compared, and otherwise manipulated. It has proven convenient at times, principally for reasons of common usage, to refer to these signals as bits, values, elements, symbols, characters, terms, numbers, or the like.

It should be borne in mind, however, that all of these and similar terms are to be associated with the appropriate physical quantities and are merely convenient labels applied to these quantities. Unless specifically stated otherwise, or as is apparent from the discussion, terms such as “processing” or “computing” or “calculating” or “determining” or “displaying” or the like, refer to the action and processes of a computer system, or similar electronic computing device, that manipulates and transforms data represented as physical, electronic quantities within the computer system’s registers and memories into other data similarly represented as physical quantities within the computer system memories or registers or other such information storage, transmission or display devices.

An exemplary software system capable of being adapted to perform the functions of the controller 140, as described, is the Catalyst system offered by KLA-Tencor, Inc. The Catalyst system uses Semiconductor Equipment and Materials International (SEMI) Computer Integrated Manufacturing (CIM) Framework compliant system technologies and is based on the Advanced Process Control (APC) Framework. CIM (SEMI E81-0699 - Provisional Specification for CIM Framework Domain Architecture) and APC (SEMI E93-0999 - Provisional Specification for CIM Framework Advanced Process Control Component) specifications are publicly available from SEMI.

The test structure 200 of Figure 2 provides a repeating grating pattern suitable for measuring using scatterometry. The test structure 200 may be formed in a region of the

wafer 110 not normally used for forming devices (*e.g.*, in the periphery region where identification codes are typically scribed or in the scribe lines between production die).

As shown in Figure 2, the test structure 200 includes a plurality of intersecting horizontal lines 210 and vertical lines 220 defined in a base layer 230. The lines 210, 220 define a grid 240 with openings 250. The lines 210, 220 are formed in the base layer 230 in a repeating pattern. The lines 210, 220 may be formed during the same process (*i.e.*, photolithography or etch) that is used to form features in the production devices on the wafer 110. The particular material used to form the base layer 230 may vary depending on the particular process being monitored. For example, the base layer 230 may be a photoresist layer used as a mask pattern for etching, a conductive layer, such as polysilicon or aluminum, an insulative layer, such as silicon dioxide, or a substrate layer, such as epitaxial silicon.

Turning now to Figure 3, a simplified view of the scatterometry tool 130 loaded with a wafer 110 having the test structure 200 of Figure 2 is provided. The scatterometry tool 130, includes a light source 132 and a detector 134 positioned proximate the test structure 200. The light source 132 of the scatterometry tool 130 illuminates at least a portion of the grid 240, and the detector 134 takes optical measurements, such as intensity or phase, of the reflected light. A data processing unit 136 receives the optical measurements from the detector 134 and processes the data to identify dimensions of the grid 240.

The scatterometry tool 130 may use monochromatic light, white light, or some other wavelength or combinations of wavelengths, depending on the specific implementation. The angle of incidence of the light may also vary, depending on the specific implementation. The light analyzed by the scatterometry tool 130 typically includes a reflected component (*i.e.*, incident angle equals reflected angle) and a refracted component (*i.e.*, incident angle does not

equal the reflected angle). For purposes of discussion here, the term “reflected” light is meant to encompass both components.

Dimensional variations, such as width, depth, and sidewall angle in the grid 240 cause changes in the reflection profile (*e.g.*, intensity vs. wavelength - $\tan(\delta)$, phase vs. wavelength - $\cos(\psi)$, where δ and ψ are common scatterometry outputs known to those of ordinary skill in the art) measured by the scatterometry tool 130 as compared to the light scattering profile that would be present in grids 240 having dimensions corresponding to design values, or at least acceptable values.

Figures 4A, 4B, and 4C illustrate exemplary reflection profiles 400, 410, 420 that may be included in a reference reflection profile library 138 (see Figure 1) used by the data processing unit 136 to characterize the grid dimensions based on the reflection profiles measured by the scatterometry tool 130. The particular reflection profile expected for any structure depends on the specific geometry of the test structure 200 and the parameters of the measurement technique employed by the scatterometry tool 130 (*e.g.*, light bandwidth, angle of incidence, *etc.*). The profiles in the reference reflection profile library 138 are typically calculated theoretically by employing Maxwell’s equations to model individual spectra based on the expected characteristics of the test structure 200. Spectra are generated at a pre-determined resolution for many, if not all, profiles that may be expected, and the sum of all said spectra constitute the reference reflection profile library 138. Scatterometry libraries are commercially available from Timbre Technologies, Inc. The profiles in the reference reflection profile library 138 may also be generated empirically by measuring reflection profiles of sample wafers and subsequently characterizing the measured wafers by destructive or non-destructive examination techniques.

The reflection profile 400 of Figure 4A represents an exemplary profile for a test structure 200 where the grid 240 has dimensions corresponding to design or target values. The reflection profile 410 of Figure 4B represents an exemplary profile for a test structure 200 where the grid 240 exhibits openings 250 with a width slightly larger than a desired target value. The reflection profile 420 of Figure 4C represents an exemplary profile for a test structure 200 where the grid 240 exhibits a further increased width. The reflection profiles of test structures 200 having grids 240 with different amounts of variation may be included in the reference reflection profile library 138. Similarly, reflection profiles may be included that correspond to variations in the depth of the grid 240 and the sidewall angle of the lines 210, 220.

The data processing unit 136 receives a reflection profile measured by the detector 134 and compares it to the reference reflection profile library 138. Each reference profile has an associated grid dimension metric related to the dimensions of the grid 240. For example, the grid dimension metric may comprise actual width, depth, and/or sidewall angle measurements. The data processing unit 136 determines the reference reflection profile having the closest match to the measured reflection profile. Techniques for matching the measured reflection profile to the closest reference reflection profile are well known to those of ordinary skill in the art, so they are not described in greater detail herein. For example, a least squares error technique may be employed.

In another embodiment, the controller 140 or other external controller (not shown) may be adapted to compare the measured reflection profile to the reference reflection profile library 138. In such a case, the scatterometry tool 130 would output the matching reference reflection profile, and the controller 140 may link that reference reflection profile to an associated grid dimension metric.

In still another embodiment, the measured reflection profile may be compared to a target reflection profile selected from the reference reflection profile library 138 for a test structure 200 having grid 240 exhibiting known and desired dimensions (*e.g.*, the reflection profile 400 of Figure 4A). For example, a target reflection profile may be calculated for a test structure 200 having grid 240 with ideal, or at least acceptable, dimensions using Maxwell's equations, and that target reflection profile may be stored in the reference reflection profile library 138. Thereafter, the measured reflection profile of a test structure 200 with grids having unknown dimensions is compared to the target reflection profile. Based upon this comparison, a relatively rough approximation of the dimensions may be determined. That is, by comparing the measured reflection profile to the target reflection profile, the dimensions of the grid 240 may be approximated, such that further matching of the measured reflection profile with additional reference reflection profiles from the reference reflection profile library 138 is unwarranted. Using this technique, an initial determination may be made as to the grid dimensions. Of course, this step may be performed in addition to the matching or correlating of a measured reflection profile to a reference reflection profile from the reference reflection profile library 138 as described above. The grid dimension approximation may also be used to generate a fault detection signal, where a significant deviation in dimensions may correspond to a failure in the etching process suggestive of a later failure or unacceptable performance of the devices in subsequent electrical testing due to the flawed etch process.

After receiving the grid dimension metric from the scatterometry tool 130, the controller 140 may take a variety of autonomous actions. The actions may include fault detection and/or process control functions. In one embodiment of the present invention, the controller 140 is adapted to modify the operating recipe of the photolithography tool 115 or the etch tool 120 based on the grid dimension metric to control operations on subsequently

processed wafers. The controller 140 may adjust the recipe for subsequently processed wafers to control the dimensions of the grid 240. Photolithography recipe parameters, such as exposure time, exposure dose, depth of focus, resist spin speed, soft bake temperature, post exposure bake temperature, cool plate temperature, developer temperature, focus tilt, *etc.*, or
5 etch recipe parameters, such as the etch time, plasma chemical compositions, RF power, gas flow, chamber temperature, chamber pressure, end-point signal, *etc.*, may be changed to correct sidewall angle deviations or depth variations, for example.

Information gathered from the grid dimensional analysis may be useful for judging the performance of photolithography or etch processes used to form other features on the production devices, such as lines, trenches, contact openings, polish dummy tiles, *etc.* For
10 example, the etch profile may affect the sidewall angle of the grids and the sidewall angle of a trench or line formed in a production device in a similar fashion. The information that may be extrapolated from the grid 240 dimension analysis may also vary depending on the particular geometry of the grid. For example, the size and aspect ratio of the openings
15 may be selected such that the openings 250 are similar to contact openings formed on the device. Similarly, the dimensions of the grid 240 may be selected to provide feedback about photolithography or etch processes used to form lines or trenches on the device. In some embodiments, multiple grids 240 may be defined in the test structure 200, with each grid 240 being defined to provide feedback concerning a different type of feature.

20 The controller 140 may use a control model of the photolithography tool 115 or the etch tool 120 for determining its operating recipe. For example, the controller 140 may use a control model relating the grid dimension metric to a particular operating recipe parameter in the photolithography tool 115 or the etch tool 120 to control the process to correct for dimension variations. This correction may also result in the correction of the process as it

affects the other features formed on the device. The control model may be developed empirically using commonly known linear or non-linear techniques. The control model may be a relatively simple equation based model (*e.g.*, linear, exponential, weighted average, *etc.*) or a more complex model, such as a neural network model, principal component analysis (PCA) model, or a projection to latent structures (PLS) model. The specific implementation of the model may vary depending on the modeling technique selected.

Grid dimension models may be generated by the controller 140, or alternatively, they may be generated by a different processing resource (not shown) and stored on the controller 140 after being developed. The grid dimension models may be developed using the photolithography tool 115 or the etch tool 120 or using different tools (not shown) having similar operating characteristics. For purposes of illustration, it is assumed that the grid dimension models are generated and updated by the controller 140 or other processing resource based on the actual performance of the photolithography tool 115 or the etch tool 120 as measured by the scatterometry tool 130. The grid dimension models may be trained based on historical data collected from numerous processing runs of the photolithography tool 115 or the etch tool 120.

The controller 140 may also use the grid dimension metric for fault detection. If the amount of grid dimension variation measured is sufficient to indicate a potentially defective device, the wafer may be scrapped or reworked prior to performing any additional process steps.

Figure 5 is a simplified flow diagram of a method for determining grid dimensions using scatterometry measurements in accordance with another illustrative embodiment of the present invention. In block 500, a wafer having a test structure 200 comprising a plurality of intersecting lines 210, 220 that define a grid 240 having openings 250 is provided. In block

510, at least a portion of the grid 240 is illuminated with a light source. In block 520, light reflected from the illuminated portion of the grid 240 is measured to generate a reflection profile. In block 530, a dimension (*e.g.*, width, depth, sidewall angle) of the grid 240 is determined based on the reflection profile.

5 Monitoring grid dimension variations based on measurements from the scatterometry tool 130, as described above, has numerous advantages. The photolithography tool 115 or the etch tool 120 may be controlled to reduce the amount of variation encountered. Decreased variation reduces the likelihood that a device may be degraded or must be scrapped. Accordingly, the quality of the devices produced on the processing line 100 and the efficiency of the processing line 100 are both increased.

10 The particular embodiments disclosed above are illustrative only, as the invention may be modified and practiced in different but equivalent manners apparent to those skilled in the art having the benefit of the teachings herein. Furthermore, no limitations are intended to the details of construction or design herein shown, other than as described in the claims below. It is therefore evident that the particular embodiments disclosed above may be altered or modified and all such variations are considered within the scope and spirit of the invention. Accordingly, the protection sought herein is as set forth in the claims below.